

**Method for Transistor Gate Dielectric Layer with Uniform
Nitrogen Concentration**

5 CROSS-REFERENCE TO RELATED PATENT/PATENT APPLICATIONS

The following co-assigned pending patent applications are hereby incorporated by reference:

Patent No./Serial No.	Filing Date	TI Case Number	Inventors
09/291,844	04/14/99	TI-23502.1	Hattangady

10

FIELD OF THE INVENTION

The invention is generally related to the field of semiconductor devices and more specifically to method for forming a transistor gate dielectric layer with uniform nitrogen concentration.

20 BACKGROUND OF THE INVENTION

Remote Plasma Nitrided Oxides (RPNO) (or RPN oxynitrides) have recently shown great promise as a gate dielectric layer in deep submicron CMOS. Its advantages include lower gate leakage by virtue of a thicker dielectric film to achieve the same electrical oxide thickness, a lack of mobility degradation commonly associated with other oxynitrides, excellent boron

penetration resistance, and improved PMOS drive current.

RPNO films have been demonstrated to have reliability superior to that of a pure silicon oxide film when the overall film thickness is less than about 23 angstroms.

5 Thicker RPNO films have reliability only comparable to that of silicon oxide. This is believed to be due to the non-uniform nitrogen profile obtained in RPNO films. A method to form RPNO films is described in TI-23502.1, Application No: 09/291,844, "Semiconductor device having interfacial

10 nitrogen layers and method of formation", and is hereby incorporated by reference. The curve shown in Figure 1 represents a typical nitrogen profile that would be obtained from a RPNO film using a measurement technique such as SIMS or Auger analysis. Region 100 represents the
15 RPNO film and region 110 the silicon substrate on which the RPNO film is formed. The nitrogen concentration 115 is seen to peak at the surface of the RPNO film 100 and decrease towards the silicon substrate 110. Current MOSFET

20 dielectric layer exceed that of pure silicon oxide. There is therefore a need for a transistor gate dielectric layer with reliability exceeding that of pure silicon oxide.

SUMMARY OF THE INVENTION

Accordingly, a need has arisen for a semiconductor
5 device which a gate dielectric layer with a uniform
concentration of nitrogen. In accordance with the present
invention, a transistor is described that includes a
uniform nitrogen concentration in the gate dielectric layer
and uses processing techniques that substantially eliminate
10 or reduce disadvantages associated with prior devices and
methods of formation.

According to one embodiment of the present invention,
a silicon dioxide film is exposed to a nitrogen containing
15 plasma incorporating nitrogen into the film. A thermal
anneal is performed in a N₂O ambient to redistribute the
incorporated nitrogen and produce a uniform distribution of
nitrogen in the film.

20 One advantage of the above described method is the
forming of an asymmetric transistor without a degradation
in transistor performance. This and other technical
advantages of the instant invention will be readily
apparent to one skilled in the art from the following
25 FIGURES, description, and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIGURE 1 is a plot showing the nitrogen concentration profile obtained for a RPNO dielectric layer.

FIGURE 2 is a cross-section diagram showing a typical MOS transistor with a gate dielectric formed according to an embodiment of the instant invention.

FIGURES 3(a)-3(d) are cross-section diagrams and plots showing an embodiment of the instant invention.

FIGURES 4(a)-4(c) show time of flight (TOF) SIMS profiles obtained from dielectric layers fabricated according to an embodiment of the instant invention.

Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated.

DETAILED DESCRIPTION OF THE INVENTION

The invention will now be described in conjunction
5 with the gate dielectric layer of a MOSFET transistor. It
will be apparent to those of ordinary skill in the art that
the benefits of the invention can be applied to other
semiconductor devices.

10 Shown in Figure 2 is a MOS transistor with a gate
dielectric layer 50 formed according to an embodiment of
the instant invention. During normal transistor operation
the gate dielectric layer 50 undergoes constant stress from
injected hot electrons or holes. Hot electrons or holes are
15 those particles that have acquired enough energy while
traversing the channel of the transistor to surmount the
gate dielectric layer/silicon substrate energy barrier and
enter the gate dielectric layer 50. The carriers that are
injected into the gate dielectric layer 50 can create
20 defects in the dielectric layer 50 and at the dielectric
layer/silicon substrate interface 90 which can reduce the
operating lifetime of the transistor. A measure of how long
the transistor operates under certain conditions (i.e. its
operating lifetime) is determined by the reliability of the
25 gate dielectric layer 50. The reliability of the gate
dielectric layer 50 is therefore an important property of

the transistor. In an embodiment of the instant invention it has been found that a gate dielectric layer which comprises silicon oxynitride with a uniform nitrogen concentration which is greater than about 6 atomic percent (6 atm.%) provides improved transistor reliability over existing gate dielectric schemes. This improvement occurs for gate dielectric layers with a layer thickness less than about 40A. In the instant invention the concept of uniform nitrogen concentration in a layer describes a less than 10% variation in nitrogen concentration across the layer thickness.

The transistor shown in Figure 2 is fabricated using standard processing techniques. A gate dielectric layer 50 with a uniform nitrogen concentration greater than 6 atomic percent is formed on a silicon substrate 10 according to an embodiment of the instant invention. A conductive gate layer 60 is formed on the gate dielectric layer 50 and patterned to form a gate structure. Sidewall structures 70 and formed adjacent to the patterned conductive layer 60 and the source and drain regions along with drain and source extensions 80 are formed in the substrate. Additional processing steps could be added to the above described process if different transistor characteristics

are desired. A method for the formation of a gate dielectric layer with uniform nitrogen concentration according to an embodiment of the instant invention will be described below.

5

A embodiment of the present invention illustrating the formation of a gate dielectric layer is illustrated in Figures 3(a)-3(d). Referring to Figure 3(a), a semiconductor substrate 10 is provided that comprises suitable materials such as silicon or gallium arsenide. For the case of a silicon substrate, a silicon oxide layer 15 is formed on the surface of the silicon substrate 10. A number of silicon surface preparation techniques such as cleaning and etching could be performed before forming the oxide layer 15. The oxide layer 15 will be on the order of 40 angstroms or less in thickness.

Referring to Figure 3(b), nitrogen is introduced into the oxide layer 15 by subjecting the substrate 10 and oxide layer 15 to a high-density plasma of molecular nitrogen (N_2) or molecular nitrogen (N_2) carried along with some inert gas such as helium (He). The resulting nitrogen containing oxide film (or RPNO film, or RPN oxynitride film, or oxynitride film) 20 has a nitrogen concentration profile which is

highest at the surface of the film 20 and decreases towards the substrate 10. The nitrogen profile obtained is shown in Figure 3(c). The high-density plasma can be generated with a number of different sources including but not limited to helicon, helical-resonator, electron-cyclotron resonance, and inductively coupled. For example, in the case of helicon, high-density, low pressure RF-generated plasma powered by a 13.56 MHz generator, the substrate 10 and oxide layer 15 may be subjected to a 700-900 watt plasma at room temperature without substrate bias for a duration of about 30-80 seconds. The molecular nitrogen flow should be on the order of 4 millitorr. It should be understood that the process parameters described previously are presented solely for the purpose of teaching the advantages of the present invention and that other suitable processes for including nitrogen for forming the film 20 may be used without departing from the intended scope of the present invention. The process described is an extremely low pressure process to provide for the highest ion density and the ion-flux available over the shortest time. Higher pressures may result in ion recombination which consequently reduces ion density. The process also uses a very low plasma potential to reduce ion energies as much as possible. High ion energies can easily damage the extremely

thin oxide layer 15. Ion energies are therefore reduced by using no wafer or substrate bias or a wafer bias that is as small as possible. A helicon wave based plasma generator using multipolar magnetic confinement is therefore well suited for the process of the present invention. Solely as an example, one suitable plasma source is the MORItm 2000 High Density Plasma Source manufactured by P.M.T. Those skilled in the art will recognize that other plasma systems and configurations may also be used without departing from the scope of the present invention.

Referring to Figure 3(c), the RPN oxynitride layer 20 formed by exposing an oxide film to a high-density N₂ plasma is annealed in N₂O at temperatures from 800-1100°C. This anneal is typically a rapid thermal anneal (RTA) for 10-60 seconds. In addition to RTA, furnace anneals in N₂O could also be used. The N₂O anneal will redistribute the nitrogen concentration profile of the RPN oxynitride layer 20 shown in Figure 3(c) to the uniform nitrogen concentration profile shown in Figure 3(e). The resulting oxynitride film 25 shown in Figure 3(d), which is formed by the N₂O anneal of layer 20, has uniform nitrogen concentration and is thus suitable for use as the transistor gate dielectric layer 50 for the MOS transistor shown in Figure 2. The

redistribution of the nitrogen concentration in the RPN oxynitride layer is believed to be due to the scavenging action of N_2O . During the annealing process, N_2O breaks up into a number species including NO and O. It is believed that these NO and O species can react with the nitrogen in the RPN oxynitride layer 20 effectively removing nitrogen from the layer 20. It is also believed that the N_2O anneal in addition to removing nitrogen from the surface of the layer 20, will incorporate nitrogen at the interface of the oxynitride layer 20 and the substrate 10. The combined action of both scavenging nitrogen from the surface of the RPN oxynitride layer 20 and including nitrogen at the interface of the oxynitride layer 20 and the substrate 10 during the N_2O annealing process results in the uniform nitrogen concentration shown in Figure 3(e) for oxynitride layer 25.

Shown in the table below are the processing conditions used to form oxynitride layers whose nitrogen concentration profiles are shown in Figures 4(a)-4(c).

Oxynitride layer	RPN conditions	N_2O annealing
1	800W/45sec ; N_2 + H_2	None (O_2 anneal at

		1000°C for 60 secs.)
2	800W/45sec ; N ₂ + H ₂	900°C for 20 secs.
3	800W/60sec ; N ₂ + H ₂	900°C for 20 secs.

The nitrogen concentration, oxygen concentration, and
 hydrogen concentration depth profiles shown in Figures
 4(a)-4(c) were all obtained using the time of flight (ToF)
 SIMS concentration profiling technique. Shown in Figure
 4(a) are the concentration depth profiles obtained for RPN
 oxynitride layer 1. The processing conditions used to form
 layer 1 are given in the table. An initial silicon oxide
 layer of about 23A was first formed. The silicon oxide
 layer was then exposed to a high-density nitrogen plasma
 with a power level of 800W for 45 seconds. This was
 followed by a oxygen (O₂) anneal at 1000°C for 60 seconds.
 The nitrogen concentration profile 120 shown in Figure 4(a)
 shows a peak at the surface of the layer which decreases
 towards the substrate. The nitrogen concentration varies
 from about 12 atomic percent of nitrogen at the surface to
 a value close to zero at the substrate surface. The large
 nitrogen tail observed below the substrate surface is an
 artifact of the measurement technique. Shown in Figure 4(b)
 are the concentration profiles obtained from an oxynitride

layer formed by exposing a 23A silicon oxide to a N₂ plasma at 800W for 45 seconds followed by a RTA N₂O anneal at 900°C for 20 seconds. The scavenging action of the N₂O anneal has reduced the surface concentration of nitrogen from about 12 atomic to about 8 atomic percent resulting in an oxynitride film with a uniform nitrogen concentration of about 8 atomic percent. Shown in Figure 4(c) are the concentration profiles obtained from an oxynitride layer formed by exposing a 23A silicon oxide to a N₂ plasma at 800W for 60 seconds followed by a RTA N₂O anneal at 900°C for 20 seconds. Following the N₂O anneal an oxynitride film with a uniform nitrogen concentration of about 10 atomic percent is obtained. The resulting uniform N₂ concentration level in film is therefore determined both by the initial RPN process and the N₂O anneal.

The instant invention teaches a method for forming an oxynitride layer with uniform nitrogen concentration. These oxynitride layers are suitable for use as gate dielectric layers in MOS transistors. In an embodiment of the instant invention, the reliability of the MOS transistor (i.e. its immunity to hot carrier degradation) is improved over that of pure silicon oxide if the uniform nitrogen concentration is above 6 atomic percent for a gate dielectric layer

thickness less than 40 angstroms. An additional advantage of the instant invention is that the layers formed have no measurable hydrogen. This lack of measurable hydrogen is shown in Figures 4(a)-4(c) for oxynitride layers formed according to an embodiment of the instant invention.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.